


FIG. 1




	49	2.34375	3.90625	//5,625	9.375	1/12.5/	//15.625/
	32	4.6875	7.8125	//11.25	18.75	25	31.25
(mm ²)	16	9.375	/15.625/	22.5	37.5	09	62.5
te area S (8	//18.75/	31.25	45	75	100	125
Peltier substrate area S	4	37.5	62.5	06	150	200	11///2503
Pe	2	75	125	180	300	400	2003
		150	250	360	009	800	1000
-		Ö	ənls	√ Bι	nitse		ш]П

OBLON, SPIVAK, et al Docket No: 242890US8 Inventor: Tatsuhiko UEKI, et al. Serial No: 10/662,521

Serial No: 10/662,521 Reply to NFMP dated: April 28, 2004

Replacement Sheet






FIG. 4

	Cympy	÷;«]	Example						Compara	Comparative Example	ple	
	j j		Config.A	Config.A Config.B Config.C Config.D Config.E	Config.C	Config.D	Config.E	Config.F	Config.G	Config.G Config.H	Config.1	Config.J
Ratio of element heating value to first substrate area	Qd/S1	mW/mm^2	55.56	55.56	32.61	160.00	55.56	52.08	7.50	20.00	7.03	20.83
Area ratio of first substrate to second subsutrate	S1/S2		0.090	0.090	0.219	0.031	0.045	0.120	1.000	0.625	1.000	0.750
Mode coefficient of TEC	u.	mm	9.07	9.52	24.30	9.22	4.54	12.10	25.79	29.65	36.11	49.41
Area of first substrate	S1	mm^2	6.48	6.48	18.40	2.25	3.24	8.64	48.00	30.00	64.00	48.00
Sum of chip bottom area	Sc1	mm^2	1.81	4.76	8.51	0.92	0.91	2.42	19.60	15.12	27.44	25.20
Element heating value	Qd	Μm	360	360	900	360	180	450	360	900	450	1000
Ratio of element heating value to sum of chip bottom area	Od/Sc	mW/mm^2	198.41	75.66	70.55	390.63	198.41	186.01	18.37	39.68	16.40	39.68
■ Power consumption (ambient temperature of 0°C/LD temperature of 0°C)	<u> </u>	W	2.50	2.50	4.00	2.10	2.00	3.50	5.00	5.50	5.50	9.00

FIG. 5





FIG. 6



Replacement Sheet

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

